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Abstract 
Testing YLSl chips presents a variety of problems. some of which can be solved by building on-chip testing 
structures. On-chip testing structures can allow a designer to test aspects of a circuit which might be difficult to 
test even with expensive test equipment and moreover can provide reasonable testing hardware to designers who 
do not have access to sophisticated off-chip testing equipment. 
In this paper we describe a type of on-chip test structure called H timing sampler which enables the designer to 
accurately measure when on-chip signal transitions occur. The timing samplers we present are simple. They 
have been fabricated as part of a multi -project chip and experimental results show that they arc reasonably 
accurate as well. 
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I Introduction 
A'> VLS I ch1ps become increasingly complex designer!> arc di,covering that te!>ting and debugging must be 
t:Olbldered in the overall ch ip de~ign . A., a re, ult , testing mechanbms such a., !>Can-in/scan-out (often called shift-
rcgi.,tcr latch (SRL) or level-sensitive scan design (LSSD) [Eichelberger 78]) for accessing internal state and on-
chip ~ignature analysiS [Frohwerl. 771 such as BILBO [Koenemann 79] are becoming more common. In this 
paper we de.,cribe another type of on-chip te'>ting mechanism which b useful for measuring some a!>pects of 
c1rcuit performance. 
When assessing the perfonnance of a circuit, 11 i-. often important to measure the t ime of occurence of an on· 
chip signal. For example. to mcawre the performance o f an adder des ign , the des ig ner wants to know when the 
carl") signal arrive., at the end of the carry chain. The simple expedient of connecting the signal to an output pad 
driver and measuring the arrival lime off-chip " inadequate becau~e a lo ng unknown delay is introduced by the 
pad dnver. 
An accurate mea.,urement of the time beha' ;or of a .,ignal could be obtained if we could build an on-ch1p 
d1g1tttl oM.:i lloscope, capable of mca .... uring the signal value at a ll points in time. We present two circuits for 
makmg .. uch mea<ourcmcnts in •1 limited way . The first is a simple latch , which records the value of the signal 
when a timing signal arrives from off-chip. The -.econd , a C-clemcnt. can determmc the time at which a sing le 
trans ition appears on the s ignal to be tested. An additional advantage of the second scheme is that it requi res 
exactly one pad to accompli-;h the te't. Note that the time required to drive the input pad used by the timing 
"g.nal doe' not sigmficantly effect the re~u lt !.. 
2 Latch sampler 
A latch can be u.,ed to s:unple the value of ~~ s1gnal under the control of an ex ternally-generated timing s ignal. 
We fabricate a latch ncar the place where the s ig nal to be tested is gcnentted (Figure I) . Signal T is the o ne 
hcing tc~tcd . L i'> a timing s ignal generated off-chip: and R communicate!. the result o f the test for off-chip 
analysis. This circ uit samples the s ignal T . u-;ing the latching s ignal L to determine the time at which the 
sample is to be take n . L i!. normally high : it i!> lowered at the in\tant we want to take a sample (Figure 2). The 
latch is ihereafter clmed, w1th a feedback path ensuring !.tatic stability. A complete trace o f the be havior of T is 
obtained by repeating. the experime nt many time!> , vary ing the time at which L is lowered. 
T-----.LJ: ~ R 
pad driver 
Figure 1: Latch Sampler. 
T 
L i 
Figure 2: Operating the latch .,ampler. t represent'> the approximate time o f the sample of T . 
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Proper operation of th1s ci rcuit requires l>Ome attention to its des1gn. When L b lowered, the pa.ss tran~l<>tor 
opens, prevcntmg further c hange of the charge o n the gate of the first inverter of the latch . Note that the gate 
may be neither fully charged to Vdd nor fully d1scharged to ground. We now allow the ~> ignal ro propagate 
through the latch inverters. and then close the feedback pa~s tran~istor. (Fur thl'> reason, the pullup time of the 
inverter that invens L to drive the feedback pass transistor gate 11> arranged to be quite lung. l>Ubstanually longer 
than the propagation delay through the latch. The pullup time is slowed With a large diffusion-to-c;ub<,trate 
capacitor.) After the feedback pas!. rrans1-.tor clm.es, the latch may remain in u metastable state for some time. 
After allow1ng sufficient time for metastable e·dt and delay through the pad driver. we measure the result of the 
te-.t by sensing pad R. 
3 C-element sampler 
The second -;cheme for mea .. uring timing uses a C-elementl as shown in the circuit hgure 3. The use of thic; 
scheme b illustrated in Figure 4, wh1ch <.hows a rest to determine the time at which the -;ignal T rises. L 1s 
tnl!ially lov., to msure that the C-elemcnt i-. '>Ct to 7Cro. L is then mi..,cd for a while, and lowered at a known 
timet. If t precedes the nse of T . the C clement will remain zero; if t fo llows the rise ofT. the C-elcment will 
be set to one. The results of the experiment arc observed on the output pad R. The experiment to detect a 
falling tran~ition on T i~ the symmetric.: opJXlSitc of the one de:.cnbed above (i.e • L i~ ~1mply the complement of 
the s1gnal shown in Figure 4 .) 




Figure 4: Operating the C-element ~ampler. 
A trick allows u s to economize on pad:.. using a , mgle pad LR to communicate both the L :.ignal and the 
results o f the test (Figure 5). During the first phase of a test. LR is driven from off-chip with the signal :.hown 
for L in Figure 4. Then the ex ternal drive is removed (e.g .. by driving LR with a tri,tate driver), and we now 
detect the results of the experiment by observing whether pad LR is high or low. The trick i~ that although LR 
may c hange state when the dnve i ~ removed, the C-elcment wi ll not change state. For example, if LR 1' luv.. 
lA C·elemcnl ··. ts a bt>lublc device thai pmvidc~ an ocuon >imil;~r 10 hy\tcn:>ts. m that th output hc.:omcs I onl) after <11/ of ih tnputs 
an: I , ~nd b.-.:umc3 zero onl) after 111/ <lf '" tnpul\ arc 1.cro •• (Sci It 801 
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anti the C e lemem output 1!. h1gh. removmg th~ Jrive will cuuse the pad w b~come high by charging through the 
re\1\tor. \\hich lea\es the C-element h1gh. 
LR 
Fij:~ure 5: U"ing u "ingle pad LR for both L and R 
4 Experiments 
We have dcsignec.l and had fabricated a project (a~ pan of two d1fferent mulu-proJCCt chips. MPC580 and 
MOXB) to te'-t these circuits . The circuli diagrums and l ayout~ arc -.hown in Figure\ 6 and 7. In addit ion to 
te\ting the 1dca~ mentioned in thi!, paper, the pmJCCt abo prmide'> a conventional C-clement for various uses 
! inputs on T and LR: output on C). The circuit c.liugram of the jig for testing these projects is shown in Figure 
X Ba'>lcally. we u-.e tht.: van able \qu,h pulse gencmtor running at one-half the frequency of the free-running 
oscillator to \ary where the ec.lge of T occurs relative to the edge of Lor LR . The R and C output\ are u~ed to 
mea,ure the rc\Ult\ for the latch anc.l C-element re~pccti vel y 
As pre' iou\ ly mentioned the c1rcuih were fabricatec.l two !,Cparate tllllC!,. Due to a minor m1stake2 the 
MPCSHO ver-.ion of the chip had a non-functional la tch sampler. T hi \ error was fi xed in the M08B VCr\mn. fhe 
C dement <oamplcr wor~cd m both versions o l the c hip. We <,tat ically tc~tcd that the LR p10 worked all both L 
and R . ro \llllplfy the te~t jig. however we, u<ocd the C output in the dynamic test-. . 
Figure 9 and Table I sumrnarile our result\ Although we tcMed both versions of the C-element. the rc ... ults 
\\ere almo\t 1ucntical and ... o only nne -.et ut f1gure~ b ~hown. As can be seen, the latch sample r performed 
c\trcmdy well. with a Jitter of at mo'>t two nanosecond.,. The C-clemcnt wa-. not nearly a<., ~atisfactory Whtle 
the Jitter was about the ~a me a\ the latch . the inte rnal ~witching delay or the n lp-Oop cau-.ed two problems. 
f IN. bccau-.c of an a\ymmetry 111 the C -clcmcnt, the dcla> wa' much greater for the h1gh-to-low C -e lcmcnt 
tmn\ltion than for the low-to-h1gh transition . Second, because tim delay wa~ much greate r than the precisiOn 
with wh1ch we woulc.l like to b.: able to mcawrc '>lgnal\ and moreover bccau\c 11 will vary from fab run m fab 
run. 11 makes the C -c lcmcnt a.., dc"gncd here not particularly useful to make accurate timing measurement'. . 
While not '>hown here, expcnment<o \uch a'> measuring the effects of supply voltage and temperature on the 
ll lll lllg \ampler '>hould at...o be performed. In auc.litlon, Puri [Pun 77] h;c. U\Cd a similar form of timing sampler 
for mca\uring the m1nimum pube width required to dl\turb a latch . 
5 Pad Considerations 
O ne objective of any on-ch ip te-.ting -.chemc is to minimi7e the number of pads devoted excl usively to thi s 
purp<>'>C T he latch ..,chcme \eem-. at firs t glance to require two pads for each ~ 1 gnal , one for L and o ne tor 
R However. a '>ingle latching ..,ignal L could be used to control several latches, this allow~ us to sample 11 
l·orgclllng ln w1re the R pud IU ground 
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L T 12/12 diffusion-substrate cap 
Fi~ure 6: Circuit diagram and layout of the latch sampler. Transi'>tor geometri.::s arc given a~ UW m units of 
lambda . 
signals usmg ,..1 pads: n pad!> for the resu lts R and a single pad for L . This number can he reduced still funher 
if the chip being tested ha~ incorporated some general provision for scanning out internal state (e.g. -.hift-rcgi~ter 
lat~:h) . In this case, on ly a single pad for L is required , because the contents of the vanou-. statiC latches 
controlled by L can be determined by the scanning mechanism . Moreover, if properly dcs1gned. the clod. of the 
scan-out path itse lf can be used as the L signal. 
The C-clcmcnt M:hcmc 'ieems to require a single pad for ea<.:h '>ignal being te'-tCd . However. it too can take 
advantage uf provisions fur scanning out internal '-Late: each C clement output can be transmitted olf-<.:hip by the 
scanning mechanism . 
6 Conclusions 
On-chip timing samplers can provide the designer with an effective tool for measuring performance without 
using sophisticated test equipment. By incorporating these samplers into a scan-out path it is possible for the 
designer to provide both access to internal state and precise on-chip timing measurements without using many 
additional pads . 
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L/W = 2/4 unless otherwise marked 8/ 2 
455/ 2 
VDD 
Figure 7: Circuit diagram and layout o f the C-element sampler. The diffusion resistor is not shown in the 
layout. 
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74804 Pu lse gen. 
~-----------------------------------------------;74804 ----c:J 
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Figure 8: Jig u<;ed to tel>t latch and C-clcmcnt samplers. 
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Figure 9: Rc~uh~ of timang C\penmcnts Lower case lcuer.. mdicatc the edge ol T that generate.., the 
corre~pondmg output on C nr R . Number' and dots arc u-.ed a\ reference pomts for tho.: measurement!. The 
horitontal U>.l\ '' not to ~calc . Rbe and fall llmc!t forT. L and LR urc 4n,. {A) Latch sampler u<,ed to detect 
falling edge nl T (B) Latch 'ampler U\Cd to detect nsing edge of T . (C) C-elcment 'ampkr u'ed l<l detect 
falhng edge nf T . (0) C-clcment Ul.ed to detect rising edge nf T . 
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Latch u'cd to detect fulling edge ofT (Figure 9A): 
T 2 1o t m produce output u: 
T, 10 J w produce output b: 
Latch used to detect ri~ing edge ofT (Figure 98): 
T~ 1u 4 to produce output c: 
T-1 w 11 m produce uutupt d: 
C-elcmcnt u'ed to detect falling edge of T (figure 9C): 
TH 111 7 to produce output e: 
T9 1u 7 to produce output f: 
C-elcment used to detect ri,mg edge ofT (Figure 9D): 
T 11 111 w to produce output g: 
T 12 1u JU to produce output h: 
Tobie I: Timing meusurcmcnh All time-. are +1- I "'· 
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